

METHOD AND SYSTEM FOR MULTICASTING

5

TECHNICAL FIELD OF THE INVENTION

The present invention relates generally to the field
of telecommunications, and more particularly to a method
and system for multicasting.

10

062891.0559

BACKGROUND OF THE INVENTION

10 Data communications is becoming increasingly
important in today's society. Many media exists for
transmitting data, including the airways, cable, and
5 telephone lines. As technology develops, these types of
media may be used in new ways. For example, video data,
such as television, has traditionally been transmitted
over either cable or the airways. However, technology
enhancements may allow such transmissions to occur in a
10 viable fashion over telephone lines. One problem
associated with transmitting video over telephone lines
is addressing how to transmit data to multiple locations,
referred to herein as multicasting.

15 One format for communicating data is asynchronous
transfer mode (ATM) format. Many other formats exist.
According to one prior technique, an ATM switch addresses
multicasting by identifying a data cell as a multicast
cell and then making multiple copies of the cell. The
multiple copies are stored in memory and transmitted at
20 an appropriate time to each destination. A problem with
this approach is the large amount of memory required to
store multiple copies of the same data. In addition,
writing multiple copies of data is time consuming and
contributes to switch latency.

25 Another approach for addressing multicasting of data
involves storing the associated data only once in memory.
A pointer associated with each destination is stored that
points to the stored data. This approach avoids having
to store the same data numerous times. However, in this
30 approach it is difficult to determine when to clear the
data cell from memory. To do so conventionally requires
a counter for each cell that keeps track of what pointers

require the data. Storing such a counter is undesirable because of the large associated memory requirements. This problem is particularly acute where a given destination receives more than one type of communication, such as Internet data, telephone access, and television broadcasts. The multiple types of transmissions multiplies the number of possible destinations and thus increases the required size of each counter, further contributing to additional memory requirements.

00000000.00000000

SUMMARY OF THE INVENTION

Therefore, a need has arisen for a method and system for multicasting. The present invention provides a method and system for multicasting that addresses disadvantages of prior systems and methods.

According to one embodiment of the invention, a method for transmitting data to multiple destinations includes storing a data portion having a current destination in association with a next destination tag. The next destination tag is indicative of a next destination for the data portion. The method also includes (a) transmitting a copy of the data portion to the current destination, (b) updating the current destination to be the next destination and updating the next destination tag to have the value of a new next destination tag that is indicative of a new next destination, and (c) after updating, storing the next destination tag in association with the stored data portion. The method repeats steps (a), (b), and (c) at least one time.

According to another embodiment of the invention, a system for transmitting data to multiple destinations includes a data memory and a multicast control table. The multicast control table associates a current tag with a next tag. The current and next tags are associated with destinations for a data portion received by the system. The system also includes an enqueueer and multicast controller. The enqueueer and multicast controller is operable to assign a first tag to the received data portion. The first tag identifies a second destination for the data portion. The enqueueer and multicast controller is also operable to initiate storing

of the data portion and the first tag in memory and determine, based on the first tag in the multicast control table, a second tag that identifies a third destination for the data portion. The enqueueer and
5 multicast controller is also operable to initiate storage of the second tag in association with the stored data portion.

Embodiments of the invention provide a number of technical advantages. Embodiments of the invention may include all, some, or none of these advantages. A
10 technical advantage of one embodiment is that multiple destinations may receive the same transmission without requiring writing the data multiple times in a switch memory. By avoiding writing data multiple times, not
15 only is memory space conserved but the time required to write the data is reduced, which reduces switch latency. In addition, according to one embodiment of the invention, a counter need not be maintained for each destination in order to determine when buffer memory may
20 be cleared, i.e. when all destinations have been sent the data.

Other technical advantages are readily apparent to one skilled in the art from the following figures, descriptions, and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the invention, and for further features and advantages, reference is now made to the following description, taken in conjunction with the accompanying drawings, in which:

FIGURE 1A is a schematic diagram showing a communication system that may utilize the teachings of the present invention;

FIGURE 1B is a block diagram showing an ATM switch of the central office of FIGURE 1A according to the teachings of the invention;

FIGURE 2A is a schematic diagram showing portions of one example of a data cell;

FIGURE 2B is a block diagram of the enqueueer and multicast controller and flow descriptor table of FIGURE 1A, showing additional details of the enqueueer and multicast controller and the flow descriptor table; and

FIGURE 3 is a flowchart illustrating example steps associated with multicasting according to the teachings of the invention.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS OF THE
INVENTION

Example embodiments of the present invention and their advantages are best understood by referring now to
5 FIGURES 1A through 3 of the drawings, in which like numerals refer to like parts.

FIGURE 1A is a schematic diagram showing a telecommunications system 10 that may utilize the teachings of the invention. Telecommunications system 10
10 includes a plurality of customer homes 12a, 12b connected to a telecommunications central office 16 through a plurality of telephone wires 14. Central office 16 may in turn couple homes 12a and 12b to an Internet backbone 18, a media source (not explicitly shown), or other
15 source or destination of information.

Telecommunications system 10 therefore allows communication of data between homes 12a and 12b in locations remote from homes 12a and 12b (not explicitly shown) through Internet backbone 18. As described in
20 greater detail below, central office 16 includes an asynchronous transfer mode (ATM switch) that effects switching of data received for transmission to homes 12a and 12b, as well as switching of data received from homes 12a and 12b to other destinations.

Often times it is desirable for both homes 12a and 12b to receive the same data transmission received over Internet backbone 18, media source (not explicitly shown), or other originating locations. Transmission of
25 the same data to multiple locations is referred to herein as multicasting. According to the teachings of the invention, an ATM switch and method are provided that
30

address multicasting, as described in greater detail below.

FIGURE 1B is a block diagram of ATM switch 20 that may reside in central office 16, or other suitable location. FIGURE 1B also illustrates a data memory 26, a link memory 28, a virtual connection memory 30, and a flow descriptor memory 32, each associated with switch 20. ATM switch 20 receives data, as denoted by reference numeral 22, and eventually transmits the data to desired locations, as denoted by reference numeral 24.

ATM switch 20 includes a plurality of components for receiving data cells, temporarily storing the data cells, and transmitting the data cells to a desired destination. These components include, in this embodiment, an input interface 33, a classifier 34, a policer 36, an enqueueer and multicast controller 38, a queue manager 40, a scheduler 42, a cell memory controller 44, a link memory controller 46, and an output interface system 47. Each of these components is described in greater detail below.

These components may communicate with each other through electrical links, or links through other components (not explicitly shown). Example suitable links include data bases, simple conductors, and intermediate components. These links are identified here as follows. Input interface system 33 communicates with classifier 34 through link 48. Classifier 34 communicates with policer 36 through link 50. Enqueueer and multicast controller 38 communicates with policer 36 through link 52. Enqueueer and multicast controller 38 accesses flow descriptor memory 32 over link 54. Classifier 34 accesses virtual connection memory over link 35. Queue manager 40 communicates with enqueueer

multicast controller 38 through link 56 and communicates with scheduler 42 over link 58. Enqueueer and multicast controller communicates with cell memory controller 44 through link 62 and link memory controller 46 over link 66. Cell memory controller 44 communicates with data memory 26 over link 45 and link memory controller 46 communicates with link memory 28 over link 47. Data cells are transmitted out of ATM switch 20 through output interface system 47. These cells are received from cell memory controller 44 over link 64.

Input interface system receives data cells originating external of ATM switch 20. These data cells are then provided to classifier 34 over link 48. Classifier 34 identifies the origin of the cell and the type of cell. For example, classifier 34 examines the header of the received cell and the physical interface (a portion of input interface system) on switch ATM from which the cell was received and determines a tag to assign the cell based on this information. Tags are described in greater detail below, but generally reference information that describes what should be done with the data. Classifier 34 assigns the determined tag to the received cell and transmits the two to policer 36. Classifier 34 may also perform other classification functions such as identifying the cell as video, audio, etc. Classifier 34 may determine the appropriate tag by accessing virtual control memory 30. Virtual connection memory 30 stores data associating a given tag with a particular data source. For example, virtual connection memory 30 may store a list that designates that "Video Channel 5" should receive a tag of "100." In this example, "100" represents an address in a multicast

linked list 70, a linked list (FIGURE 2B) stored in enqueueer and multicast controller 38 that maintains additional memory addresses associated with each destination that should receive "Video Channel 5," as described in greater detail below. In one example, virtual connection memory 30 may be SDRAM; however, other types of memory may be used.

Policer 36 determines whether the particular type of cell is allowed according to an associated service contract. The result of the classification and policing functions is provided to enqueueer 38 over link 52.

Enqueueer and multicast controller 38 examines the tag assigned by classifier 34 to determine what to do with the data cell, including whether the data cell is intended for more than one destination (a multicast cell). This determination may include accessing flow descriptor memory 32, which associates a given tag with a particular destination and provides header information for that destination. Enqueueer and multicast controller 38 also function in cooperation with queue manager 40 to generate a sequence of addresses to be stored in a queue in link memory 28 designating the order and location of stored cells in data memory 26 for later retrieval. Link memory controller controls reading and writing these addresses to link memory 28. Queue manager 40 communicates the sequence of addresses corresponding to stored data for storing in link memory 28 to link memory controller 46. Scheduler 60 communicates with queue manager 40 at an appropriate time to initiate retrieval of data as needed.

Cell memory controller controls reading and writing of data to data memory 26. Data memory 26 temporarily stores data transmitted through switch 20.

According to the teachings of the invention, when a data cell is identified as multicast cell, enqueueer and multicast controller 38 generates a flow control tag for the cell. The flow control tag includes a next tag associated with a next destination for the cell and a flag indicating a subsequent destination exists. The data cell, including a header and the flow control tag is stored in data memory 26. Upon transmission of that data cell to the first desired destination, the stored next tag in the flow control tag is read by enqueueer and multicast controller 38. At that time enqueueer and multicast controller 38 generates a new header and new flow control tag for the data cell and stores that header and flow control tag in data memory 26 in conjunction with the already stored data portion. The new header is appropriate for the new destination, and the current destination for the stored cell may be stored by use of appropriate queues well known in the art, such as through use of link memory 28 and queue manager 40. The new flow control tag includes a new next tag, indicating the next destination after the current one to which data will be sent, as well as a flag indicating a subsequent destination exists.

By writing only a new header and new flow control tag and not the associated data payload, switch latency is reduced. Additional memory requirements are not imposed because the data payload is stored only once. However, counters for each data payload need not be maintained because the flag in the flow control tag

indicates when no additional destination exist, as described in greater detail below, which reduces memory requirements. Additional details associated with one embodiment of the invention are described in greater detail in conjunction with FIGURES 2A through 3.

FIGURE 2A is a schematic diagram illustrating a multicast data cell 80 according to the teachings of the invention. Multicast data cell 80 includes a header 82, a flow control tag 84, and a data payload 90. Header 82, is stored, in this example, in the second four bytes of multicast data cell. Flow control tag 84 includes a multicast flag 86 and a next tag 88. Multicast flag 86 designates whether there is a destination subsequent to the current one for data cell 80. Next tag 88 stores an address in multicast linked list 70 associated with the next destination for multicast data cell 80, if any. Payload section 90 stores the data portion of the multicast data cell, and in this embodiment may comprise up to 48 bytes of data.

FIGURE 2B is a block diagram of enqueueer and multicast controller 38 and flow descriptor memory 32 showing additional details of the enqueueer and multicast controller and the flow descriptor memory. Enqueueer and multicast controller 38 includes an enqueueer and multicast controller unit 68 and a multicast linked list 70. Enqueueer and multicast controller unit 68 contains logic operable to perform the functions of enqueueer and multicast controller 38. This logic may be implemented through firmware or through software. Multicast linked list 70 is a linked list that stores addresses associated with a plurality of destinations that will receive a particular multicast set of data.

5 Multicast linked list 70 comprises a plurality of addresses 72. Each address may be accessed by a pointer of the same number, such as in the flow control tag. At each address a flag 74 and a next tag 76 is stored. Flag 74 indicates whether additional destinations for a particular data cell are present. Next tag 76 provides the address in multicast linked list associated with the next destination that will receive the multicast data cell.

10 Operation of multicast linked list 70 is described here with reference to the example shown in FIGURE 2B. Multicast linked list may be accessed through a pointer to, for example, address "100." The flag "M" indicates that the current data cell is intended for at least one additional destination. The value "87" stored at address location "100" designates a next tag of "87" that is associated with the next destination for the multicast data cell. At address location "87" the flag 74 is set, indicating additional destinations exist for the multicast data cell. The data value "120" designates a next tag associated with another destination for the multicast data cell. At address location "120," the multicast flag is not set, as denoted by reference numeral 78. This indicates that the last destination for the multicast data cell is associated with address number "120."

30 In addition to determining addresses in multicast link memory that are associated with next destinations, the next tags in multicast linked list also provide an index to flow descriptor table, which stores information important to delivery of the data cell, such as destination, header information, location and size of the

A provisioning controller (not explicitly shown) may maintain and modify multicast linked list 70 in response to requests from users for a particular service, such as requesting "Channel 5." In doing so, provisioning controller determines an available tag and associates it with the requesting destination.

As described in greater detail below, multicast linked list 70 is utilized by enqueueer and multicast controller unit 68 to appropriately modify the "next tag" that is written to data memory in conjunction with the stored data cell.

三三三

whose header indicates it is associated with "Channel 5" virtual connection memory 30 provides a tag corresponding to an address that begins a linked list (stored in multicast linked list 70) containing all users of "Channel 5."

At a step 108, policer 36 examines the tag assigned by classifier 34 and determines whether the cell is allowed. If the cell is not allowed, the cell is rejected and processing concludes. If the cell is allowed, processing continues at steps 110 and 112, which may take place concurrently.

At step 110, enqueueer and multicast controller 38 examines the tag supplied by classifier 34. The information associated with the particular tag number is stored in a flow descriptor table 32. Information stored in flow descriptor memory 32 may include a user destination number, the associated cell header for the user destination number, and other information. Accessing flow descriptor table may be performed at step 114. Based on accessing flow descriptor table a new header is assigned to the multicast data cell at step 116. This header identifies the destination for which the data cell is intended and includes appropriate header information.

Concurrent with step 110, a next tag for the multicast data cell is obtained at step 112. This may be performed, in one embodiment, by accessing multicast linked list 70. This next tag and the assigned new header obtained at steps 116 are stored in conjunction with the data cell in cell memory at step 118. The stored cell may take substantially the form of multicast data cell 80, illustrated in FIGURE 2B.

At step 120, at an appropriate time, scheduler 42 requests that the stored data cell be sent to the current destination for the data cell. In response, queue manager 40, enqueueer and multicast controller 38, cell memory controller 44 and link memory controller 46 cooperate to access the stored data cell in data memory utilizing linked lists in link memory 28 at step 122. In this example, queue manager 40 provides the appropriate address to cell memory controller 44. At step 124, cell memory controller 44 reads the stored data cell from data memory 26. At step 125, the data cell is transmitted through output interface system 47 to the current destination. At step 126, cell memory controller 44 examines the next tag flag 86 that is stored in the data cell. At a step 128 a determination is made of whether the next tag flag is set. If the next tag flag is not set, the memory space in which the data cell is stored in data memory 26 is freed, allowing writing of other data to that location at step 130. If the next tag flag is set, processing continues at step 132.

At step 132, the data cell is also sent to enqueueer and multicast controller 38 by cell memory controller 44 in response to determining that the next tag flag was set. At step 134, enqueueer and multicast controller 38 recognizes that the received multicast cell was received from cell memory controller 44. Therefore, enqueueer and multicast controller 38 knows that the received data cell is already stored in data memory 26 and requires updating for a subsequent destination only of its header, multicast flag, and next tag. At step 136, processing continues as normal as if the data cell was received originally at enqueueer and multicast controller 38 from

classifier 34 and had not been previously stored in data memory 26. This processing includes steps 110, 112, and 114. At a step 138, a new header is determined for the same data already stored in data memory 26, but for a different destination. At a step 140, enqueueer and multicast controller 38 instructs cell memory controller 44 to write a "new" cell in data memory 26 for storage. However, as indicated at step 142, only the header, multicast flag, and next tag are written. The original data payload 90 is simply retained. Processing continues at step 120 until no next tag flag is set, as determined at step 128. Processing then concludes at step 144.

By rewriting only the header, multicast flag, and next tag at step 144 rather than the data payload, writing time is reduced and switch latency is diminished. Furthermore, according to the teachings of the invention, counters are not required for each stored data cell to determine when a location in data memory is free for writing.

Although embodiments of the invention and their advantages are described in detail, a person skilled in the art could make various alterations, additions, and omissions without departing from the spirit and scope of the present invention as defined by the appended claims.